GD32E502ϵÁÐ
-
¸ÅÊö
-
²úÆ·×éºÏ
-
²úÆ·Ñ¡ÔñÆ÷
-
Îĵµ
¸ÅÊö
GD32E502 ²úƷϵÁÐѡȡCortex?-M33 32 λ´¦ÖÃÆ÷Äںˣ¬£¬£¬¹¤×÷ƵÂʸߴï 100 MHz¡£Ìṩ¸ß´ï 384 KB µÄƬÉÏÉÁ´æºÍ¸ß´ï 48 KB µÄ SRAM¡£¸÷Àà¼ÓÇ¿ÐÍ I/O ºÍÍâÉèÏνӵ½Á½Ìõ APB ×ÜÏß¡£¸Ã²úƷϵÁÐÌṩÁ½¸ö 12 λ ADC¡¢¡¢Ò»¸ö DAC¡¢¡¢Ò»¸ö±ÈÁ¦Æ÷¡¢¡¢¶à´ïÒ»¸öͨÓà 16 λ°´Ê±Æ÷¡¢¡¢Á½¸ö¸ù»ù°´Ê±Æ÷¡¢¡¢Ëĸö PWM ¸ß¼¶°´Ê±Æ÷£¬£¬£¬ÒÔ¼°³ß¶ÈºÍ¸ß¼¶Í¨Ñ¶½Ó¿Ú£º£º£º¶à´ï 2 ¸ö SPI¡¢¡¢2 ¸ö I2C¡¢¡¢3 ¸ö USART¡¢¡¢1 ¸ö I2S ºÍ 2 ¸ö CAN-FD¡£»£»£»¹Ô̺¬ÆäËûÍâÉ裬£¬£¬Èç´¥·¢Ñ¡Ôñ½ÚÖÆÆ÷£¨TRIGSEL£©¡¢¡¢¶àÖ°ÄÜͨѶ½Ó¿Ú£¨MFCOM£©¡¢¡¢DMA ÒªÇó¶à·¸´ÓÃÆ÷£¨DMAMUX£©¡£
GD32E502 ²úƷϵÁÐѡȡ 2.7 ÖÁ 5.5 V µçÔ´¹©µç£¬£¬£¬Î¶ÈÁìÓòΪ ¨C40 ÖÁ +125 ¡ãC¡£¶àÖÖÊ¡µçģʽΪÔÚ»½ÐÑÑÓ³¤ºÍ¹¦ºÄÖ®¼äʵÏÖ×î´óÓÅ»¯ÌṩÁ˽ýÝÐÔ£¬£¬£¬ÕâÔڵ͹¦ºÄʱÓÈÎªÖØÒª¡£
ƾ½èÖÚ¶àÓÅÒì¸öÐÔ£¬£¬£¬GD32E502 ²úƷϵÁÐ¿í·ººÏÓÃÓÚ¹¤Òµ½ÚÖÆ¡¢¡¢µç»úÇý¶¯¡¢¡¢Óû§½çÃæ¡¢¡¢µçÁ¦¼à¿ØºÍ±¨¾¯ÏµÍ³¡¢¡¢Ïû·ÑºÍÊÖ³ÖÉ豸¡¢¡¢µç¶¯×ÔÐгµ¡¢¡¢¹âѧģ¿£¿£¿éµÈÁìÓò¡£
Explore our portfolio
-
ѡȡCortex?-M33Äںˣ¬£¬£¬Ö÷Ƶ¸ß´ï100MHz
´æ´¢ÈÝÁ¿Ö§³Ö384KB FlashÒÔ¼°48KB SRAM
Ö§³Ö2.7V-5.5V¹©µçµçѹ, -40~125¡æ¹¤×÷ζÈÁìÓò
²úÆ·Ñ¡ÔñÆ÷
20ÌõÁ˾Ö
|
Part No.
|
Core
|
Series
|
Package
QFN32
LQFP64
LQFP48
LQFP100
|
Max Speed (MHz)
|
Flash (Bytes)
128K
256K
384K
|
SRAM (Bytes)
24K
32K
48K
|
I/O
up to 88
up to 57
up to 42
up to 27
|
GPTM (32bit)
|
GPTM (16bit)
|
Advanced TM (16bit)
|
HRTM
|
Basic TM (64bit)
|
CPTM (16bit)
|
Basic TM (32bit)
|
Basic TM (16bit)
|
LPTM (32bit)
|
LPTM (16bit)
|
SysTick (64bit)
|
SysTick (24bit)
|
WDG
|
RTC
|
USART+UART
1
2
3
|
LPUART
|
I2C
|
QSPI
|
SPI
|
I2S
|
CAN 2.0B
1xFD
2xFD
|
USB 2.0
|
Ethernet
|
SDIO
|
EtherCAT Slave Controller
|
MFCOM
|
LIN
|
LCD-TFT
|
MIPI-DSI
|
Segment LCD
|
Camera
|
IPA
|
SAI
|
TMU
|
EXMC
|
CEC
|
14bit ADC Units (CHs)
|
12bit ADC Units (CHs)
2(32)
2(27)
2(20)
2(12)
|
12bit DAC Units
|
Comp
|
IEEE 802.11
|
Bluetooth
|
Dflash(Bytes)
|
SENT
|
Functional Safety
|
Security
|
Temperature Range(TA)
-40¡æ~125¡æ
-40¡æ~105¡æ
|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Cortex?-M33 | GD32E502 | QFN32 | 100 | 128K | 24K | up to 27 | 0 | 1 | 3 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 1 | 0 | 4 | 0 | 1 | 0 | 1xFD | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(12) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~125¡æ | |
| Cortex?-M33 | GD32E502 | QFN32 | 100 | 256K | 32K | up to 27 | 0 | 1 | 4 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 1 | 0 | 4 | 0 | 1 | 0 | 1xFD | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(12) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~125¡æ | |
| Cortex?-M33 | GD32E502 | LQFP48 | 100 | 128K | 24K | up to 42 | 0 | 1 | 3 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 2 | 0 | 4 | 0 | 2 | 1 | 2xFD | 0 | 0 | 0 | 0 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(20) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~125¡æ | |
| Cortex?-M33 | GD32E502 | LQFP48 | 100 | 256K | 32K | up to 42 | 0 | 1 | 4 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 2 | 0 | 4 | 0 | 2 | 1 | 2xFD | 0 | 0 | 0 | 0 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(20) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~125¡æ | |
| Cortex?-M33 | GD32E502 | LQFP64 | 100 | 128K | 24K | up to 57 | 0 | 1 | 3 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3 | 0 | 4 | 0 | 2 | 1 | 2xFD | 0 | 0 | 0 | 0 | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(27) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~125¡æ | |
| Cortex?-M33 | GD32E502 | LQFP64 | 100 | 256K | 32K | up to 57 | 0 | 1 | 4 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3 | 0 | 4 | 0 | 2 | 1 | 2xFD | 0 | 0 | 0 | 0 | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(27) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~125¡æ | |
| Cortex?-M33 | GD32E502 | LQFP64 | 100 | 384K | 48K | up to 57 | 0 | 1 | 4 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3 | 0 | 4 | 0 | 2 | 1 | 2xFD | 0 | 0 | 0 | 0 | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(27) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~125¡æ | |
| Cortex?-M33 | GD32E502 | LQFP100 | 100 | 128K | 24K | up to 88 | 0 | 1 | 4 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3 | 0 | 4 | 0 | 2 | 1 | 2xFD | 0 | 0 | 0 | 0 | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(32) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~125¡æ | |
| Cortex?-M33 | GD32E502 | LQFP100 | 100 | 256K | 32K | up to 88 | 0 | 1 | 4 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3 | 0 | 4 | 0 | 2 | 1 | 2xFD | 0 | 0 | 0 | 0 | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(32) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~125¡æ | |
| Cortex?-M33 | GD32E502 | LQFP100 | 100 | 384K | 48K | up to 88 | 0 | 1 | 4 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3 | 0 | 4 | 0 | 2 | 1 | 2xFD | 0 | 0 | 0 | 0 | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(32) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~125¡æ | |
| Cortex?-M33 | GD32E502 | QFN32 | 100 | 128K | 24K | up to 27 | 0 | 1 | 3 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 1 | 0 | 4 | 0 | 1 | 0 | 1xFD | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(12) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M33 | GD32E502 | QFN32 | 100 | 256K | 32K | up to 27 | 0 | 1 | 4 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 1 | 0 | 4 | 0 | 1 | 0 | 1xFD | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(12) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M33 | GD32E502 | LQFP48 | 100 | 128K | 24K | up to 42 | 0 | 1 | 3 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 2 | 0 | 4 | 0 | 2 | 1 | 2xFD | 0 | 0 | 0 | 0 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(20) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M33 | GD32E502 | LQFP48 | 100 | 256K | 32K | up to 42 | 0 | 1 | 4 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 2 | 0 | 4 | 0 | 2 | 1 | 2xFD | 0 | 0 | 0 | 0 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(20) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M33 | GD32E502 | LQFP64 | 100 | 128K | 24K | up to 57 | 0 | 1 | 3 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3 | 0 | 4 | 0 | 2 | 1 | 2xFD | 0 | 0 | 0 | 0 | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(27) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M33 | GD32E502 | LQFP64 | 100 | 256K | 32K | up to 57 | 0 | 1 | 4 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3 | 0 | 4 | 0 | 2 | 1 | 2xFD | 0 | 0 | 0 | 0 | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(27) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M33 | GD32E502 | LQFP64 | 100 | 384K | 48K | up to 57 | 0 | 1 | 4 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3 | 0 | 4 | 0 | 2 | 1 | 2xFD | 0 | 0 | 0 | 0 | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(27) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M33 | GD32E502 | LQFP100 | 100 | 128K | 24K | up to 88 | 0 | 1 | 4 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3 | 0 | 4 | 0 | 2 | 1 | 2xFD | 0 | 0 | 0 | 0 | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(32) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M33 | GD32E502 | LQFP100 | 100 | 256K | 32K | up to 88 | 0 | 1 | 4 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3 | 0 | 4 | 0 | 2 | 1 | 2xFD | 0 | 0 | 0 | 0 | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(32) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M33 | GD32E502 | LQFP100 | 100 | 384K | 48K | up to 88 | 0 | 1 | 4 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3 | 0 | 4 | 0 | 2 | 1 | 2xFD | 0 | 0 | 0 | 0 | 1 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(32) | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ |
¼¼ÊõÎĵµ
ËÑË÷
-
Êý¾ÝÊֲᣨ1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2026-04-15
·¢Õ¹È«ÊýÎĵµ
-
-
Óû§Êֲᣨ1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2025-03-12
·¢Õ¹È«ÊýÎĵµ
-
-
¿±ÎóÊֲᣨ1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2024-12-30
·¢Õ¹È«ÊýÎĵµ
-
-
ÀûÓñʼǣ¨33£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN221 ºÏÓÃÓÚGD32 Arm Cortex-M´¦ÖÃÆ÷µÄ IAR ·ÖÉ¢¼ÓÔØ×¢Ã÷_Rev1.2
2026-04-01
-
2026-04-01
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN311 ºÏÓÃÓÚArm Cortex-M´¦ÖÃÆ÷µÄGD32 Embedded Builder·ÖÉ¢¼ÓÔØ×¢Ã÷_Rev1.0
2026-01-26
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN200 ºÏÓÃÓÚArm Cortex-M´¦ÖÃÆ÷µÄGD32 Embedded BuilderÁ´½Ó¾ç±¾Îļþ×¢Ã÷_Rev1.0
2026-01-26
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN164 Dhrystone Porting Guide Based on GD32 MCU_Rev1.0
2025-12-05
-
2025-12-05
-
2024-11-25
-
2022-04-21
-
2022-04-21
-
2022-04-21
-
2022-12-08
-
2022-12-08
-
2022-12-08
-
2022-12-08
-
2025-08-01
-
2022-12-08
-
2022-12-08
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2024-12-20
-
2024-06-04
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2024-07-11
-
2025-08-01
-
2025-08-01
-
2025-08-01
-
2025-08-15
·¢Õ¹È«ÊýÎĵµ
-
-
¹Ì¼þ¿â£¨2£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2026-02-11
-
2025-10-27
·¢Õ¹È«ÊýÎĵµ
-
-
²å¼þ£¨2£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2025-10-27
-
2025-10-27
·¢Õ¹È«ÊýÎĵµ
-
-
¿ª·¢°å×ÊÁÏ£¨2£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2025-10-27
-
2025-03-13
·¢Õ¹È«ÊýÎĵµ
-
-
ÆäËûÈí¼þ£¨7£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2026-05-08
-
2026-04-27
-
2026-04-25
-
2026-01-29
-
2026-04-25
-
2026-01-29
-
2025-12-19
·¢Õ¹È«ÊýÎĵµ
-
-
CAD×ÊÁÏ£¨1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2025-12-19
·¢Õ¹È«ÊýÎĵµ
-