GD32A10xϵÁÐ
-
¸ÅÊö
-
²úÆ·×éºÏ
-
²úÆ·Ñ¡ÔñÆ÷
-
Îĵµ
¸ÅÊö
GD32A10xϵÁи߻úÄܳµ¹æMCU£¬£¬£¬Õ¼Óзá˶µÄ¼ÓÇ¿ÐÍ I/O ½Ó¿ÚºÍÍâÉ裬£¬£¬ÌṩÁË׳´óµÄ¸ú×Ù¼¼Êõ£¬£¬£¬ÒÔ¼ÓÇ¿ÀûÓð²È«ÐÔ²¢Ö§³Ö¸ß¼¶µ÷ÊÔ¡£¡£ºÏÓÃÓÚ³µÉí½ÚÖÆÄ£¿é£¨BCM£©¡¢¡¢Å¯Í¨¿Õµ÷£¨HVAC£©¡¢¡¢µç³ØÖÎÀíϵͳ£¨BMS£©¡¢¡¢³µÔسäµçÆ÷£¨OBC£©¡¢¡¢Æû³µÀ×´ï¡¢¡¢Æû³µÊÓ¾õϵͳ¡¢¡¢DC-DC ת»»Æ÷¡¢¡¢Æû³µÒÇ±í¡¢¡¢³µÔØÐÅÏ¢ÓéÀÖϵͳ£¨IVI£©¡¢¡¢ÖÇÄܼÝÊ»²ÕϵͳµÈÀûÓÃÁìÓò¡£¡£
Ë÷ÇóÒøºÓyh0076²úÆ·×éºÏ
-
ѡȡCortex?-M4ÄÚºË
Ö÷Ƶ¿É´ï 120 MHz
µ¥ÖÜÆÚ³Ë·¨ºÍÓ²¼þ³ý·¨Æ÷
¸¡µãÔËËãµ¥Ôª£¨FPU£©
¼¯³ÉÊý×ÖÐźŴ¦Öã¨DSP£©Ö¸Áî
¼¯³ÉǶÌ×ÏòÁ¿ÖжϽÚÖÆÆ÷£¨NVIC£©
24λ SysTick °´Ê±Æ÷
²úÆ·Ñ¡ÔñÆ÷
4ÌõÁ˾Ö
|
Part No.
|
Core
|
Series
|
Package
QFN36
LQFP64
LQFP48
LQFP100
|
Max Speed (MHz)
|
Flash (Bytes)
|
SRAM (Bytes)
|
I/O
up to 80
up to 51
up to 37
up to 26
|
GPTM (32bit)
|
GPTM (16bit)
|
Advanced TM (16bit)
|
HRTM
|
Basic TM (64bit)
|
CPTM (16bit)
|
Basic TM (32bit)
|
Basic TM (16bit)
|
LPTM (32bit)
|
LPTM (16bit)
|
SysTick (64bit)
|
SysTick (24bit)
|
WDG
|
RTC
|
USART+UART
2
3
5
|
LPUART
|
I2C
|
QSPI
|
SPI
|
I2S
|
CAN 2.0B
|
USB 2.0
|
Ethernet
|
SDIO
|
EtherCAT Slave Controller
|
MFCOM
|
LIN
|
LCD-TFT
|
MIPI-DSI
|
Segment LCD
|
Camera
|
IPA
|
SAI
|
TMU
|
EXMC
|
CEC
|
14bit ADC Units (CHs)
|
12bit ADC Units (CHs)
2(16)
2(10)
|
12bit DAC Units
|
Comp
|
IEEE 802.11
|
Bluetooth
|
Dflash(Bytes)
|
SENT
|
Functional Safety
|
Security
|
Temperature Range(TA)
|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Cortex?-M4 | GD32A103 | QFN36 | 120 | 128K | 32K | up to 26 | 0 | 4 | 1 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 2 | 0 | 4 | 0 | 1 | 0 | 2xFD | OTG | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(10) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M4 | GD32A103 | LQFP48 | 120 | 128K | 32K | up to 37 | 0 | 10 | 1 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3 | 0 | 4 | 0 | 3 | 2 | 2xFD | OTG | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(10) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M4 | GD32A103 | LQFP64 | 120 | 128K | 32K | up to 51 | 0 | 10 | 2 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 5 | 0 | 4 | 0 | 3 | 2 | 2xFD | OTG | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(16) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M4 | GD32A103 | LQFP100 | 120 | 128K | 32K | up to 80 | 0 | 10 | 2 | 0 | 2 | 0 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 5 | 0 | 4 | 0 | 3 | 2 | 2xFD | OTG | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(16) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ |
¼¼ÊõÎĵµ
ËÑË÷
-
Êý¾ÝÊֲᣨ1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2026-04-15
-
-
Óû§Êֲᣨ1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2025-02-20
·¢Õ¹È«ÊýÎĵµ
-
-
ÀûÓñʼǣ¨32£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN221 ºÏÓÃÓÚGD32 Arm Cortex-M´¦ÖÃÆ÷µÄ IAR ·ÖÉ¢¼ÓÔØ×¢Ã÷_Rev1.2
2026-04-01
-
2026-04-01
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN311 ºÏÓÃÓÚArm Cortex-M´¦ÖÃÆ÷µÄGD32 Embedded Builder·ÖÉ¢¼ÓÔØ×¢Ã÷_Rev1.0
2026-01-26
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN200 ºÏÓÃÓÚArm Cortex-M´¦ÖÃÆ÷µÄGD32 Embedded BuilderÁ´½Ó¾ç±¾Îļþ×¢Ã÷_Rev1.0
2026-01-26
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN164 Dhrystone Porting Guide Based on GD32 MCU_Rev1.0
2025-12-05
-
2025-12-05
-
2024-11-25
-
2022-04-21
-
2022-04-21
-
2022-04-21
-
2022-12-08
-
2022-12-08
-
2022-12-08
-
2022-12-08
-
2025-08-01
-
2022-12-08
-
2022-12-08
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2024-12-20
-
2024-06-04
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2024-07-11
-
2025-08-01
-
2025-08-01
-
2025-08-15
·¢Õ¹È«ÊýÎĵµ
-
-
¹Ì¼þ¿â£¨1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2026-02-11
·¢Õ¹È«ÊýÎĵµ
-
-
²å¼þ£¨1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2025-10-27
·¢Õ¹È«ÊýÎĵµ
-
-
¿ª·¢°å×ÊÁÏ£¨1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2025-10-27
·¢Õ¹È«ÊýÎĵµ
-
-
ÆäËûÈí¼þ£¨7£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2026-05-08
-
2026-04-27
-
2026-04-25
-
2026-01-29
-
2026-04-25
-
2026-01-29
-
2025-12-19
·¢Õ¹È«ÊýÎĵµ
-