GD32G5xxϵÁÐ
-
¸ÅÊö
-
²úÆ·×éºÏ
-
²úÆ·Ñ¡ÔñÆ÷
-
Îĵµ
¸ÅÊö
ÒøºÓyh0076´´ÐÂGD32G5ϵÁÐMCUѡȡArm? Cortex?-M33¸ß»úÄÜÄںˣ¬£¬£¬Ö÷Ƶ¸ß´ï216MHz¡£ÄÚÖø߼¶DSPÓ²¼þ¼Ó¿ìÆ÷ºÍµ¥¾«¶È¸¡µãµ¥Ôª(FPU)£»£»£»¼¯³ÉÁËÓ²¼þÈý½Çº¯Êý¼Ó¿ìÆ÷(TMU)£¬£¬£¬Â˲¨Ëã·¨(FAC)¡¢¡¢¼±¾ç¸µÀïÒ¶(FFT)µÈ¶àÀàÓ²¼þ¼Ó¿ìµ¥Ôª£¬£¬£¬´ó·ùÌáÉý´¦ÖÃЧÄÜ¡£
GD32G5ϵÁÐMCU½¨ÉèÁË256KBµ½512KBǶÈëʽFlash£¬£¬£¬Ö§³ÖFlashË«BankÖ°ÄÜ£»£»£»ÒÔ¼°128KB SRAM£¬£¬£¬ÆäÖÐÔ̺¬32KB½ôñîºÏÄÚ´æTCMRAM£¬£¬£¬ÊµÏֹؼüÖ¸ÁîÓëÊý¾ÝµÄÁãÆÚ´ýÖ´ÐУ»£»£»»¹½¨ÉèÁ˸ßËÙ»º´æ¿Õ¼ä£¬£¬£¬¸ß´ï2KB I-Cache¼°512B D-Cache£¬£¬£¬½øÒ»²½ÌáÉýÄں˴¦ÖûúÄÜ¡£
GD32G5ϵÁÐMCUÖ§³Ö4¸ö12λADC²ÉÑùËٶȸߴï5.3MSPS£¬£¬£¬¾ß±¸¸ß´ï42¸öͨµÀ£»£»£»»¹Ö§³Ö4¸ö12λDAC£¬£¬£¬ÆäÖÐ2¸ö²ÉÑùÂʸߴï15MSPS£»£»£»ÒÔ¼°8¸ö¼±¾ç±ÈÁ¦Æ÷(COMP)µÈһϵÁи߾«¶È·ÂÕÕÍâÉè¡£GD32G5ϵÁÐMCU½¨ÉèÁË16ͨµÀ¸ß¾«¶È°´Ê±Æ÷(HRTimer)£¬£¬£¬¾«¶È¿É´ï145ps£»£»£»ÒÔ¼°3¸ö8ͨµÀ¸ß¼¶°´Ê±Æ÷£¬£¬£¬2¸ö32λͨÓð´Ê±Æ÷¡¢¡¢5¸ö16λͨÓð´Ê±Æ÷¡¢¡¢2¸ö16λ¸ù»ù°´Ê±Æ÷¡¢¡¢1¸öµÍ¹¦ºÄ°´Ê±Æ÷¡£ÌṩÁËÔ̺¬5¸öU(S)ART¡¢¡¢4¸öI2C¡¢¡¢3¸öSPIÒÔ¼°1¸öQSPI£¬£¬£¬Ö§³Ö×î¸ß200MHz DDR/SDR½Ó¿Ú£»£»£»½¨ÉèÁË3¸öCAN-FDÄ£¿£¿é£¬£¬£¬ºÏÓÃÓÚ¸ßËÙͨѶÀûÓó¡¾°£»£»£»»¹¼¯³ÉÁË1¸öHPDF¸ß»úÄÜÊý×ÖÂ˲¨Æ÷£¬£¬£¬Ö§³Ö8 Channels/4 Filter£¬£¬£¬Íâ½Ó¦²-¦¤µ÷ÖÆÆ÷£»£»£»ÒÔ¼°4¸ö¿ÉÅäÖÃÂ߼ģ¿£¿é(CLA)£»£»£»ÌṩTrigselÄ£¿£¿éÖ§³Ö½Ã½ÝÅäÖô¥·¢Ô´¡£GD32G5ȫϵÁÐÖ§³Ö-40~105¡æµÄ¿íι¤×÷ÁìÓò£¬£¬£¬¿ÉÄÜÂú×ã¹âÄ£¿£¿é¡¢¡¢¹¤ÒµµçÔ´¡¢¡¢¸ßËÙµç»ú½ÚÖÆµÈ¶ÔζÈÒªÇó¸ßµÄ²î¾à»¯³¡¾°¡£GD32G5ϵÁÐMCUÄÚÖöàÖÖ°²È«Ö°ÄÜ£¬£¬£¬ÎªÍ¨Ñ¶¹ý³ÌÌṩÁËÔ̺¬Ö§³Ö°²È«OTA¡¢¡¢°²È«Æô¶¯¡¢¡¢°²È«µ÷ÊÔ¡¢¡¢°²È«Éý¼¶µÈÔÚÄڵĶàÖØ°²È«±£»£»£»¤»úÖÆ¡£Ö§³Öϵͳ¼¶IEC 61508 SIL2µÈ¼¶Ö°Äܰ²È«³ß¶È£¬£¬£¬ÌṩÆëÈ«µÄSafety Package£¬£¬£¬Ô̺¬ Safety Manual¡¢¡¢FMEDA¼°×Ô¼ì¿âµÈһϵÁÐÖ°Äܰ²È«×ÊÁÏ¡£¿£¿É¿í·ººÏÓÃÓÚÊý×ÖµçÔ´¡¢¡¢³äµç×®¡¢¡¢´¢ÄÜÄæ±ä¡¢¡¢±äƵÆ÷¡¢¡¢ËÅ·þµç»ú¡¢¡¢¹âͨѶµÈ¶àÔª»¯³¡¾°¡£
Ë÷ÇóÒøºÓyh0076²úÆ·×éºÏ
-
ѡȡCortex?-M33Äںˣ¬£¬£¬Ö÷Ƶ¸ß´ï216MHz
´æ´¢ÈÝÁ¿Ö§³Ö512KB eFlashÒÔ¼°128KB SRAM
ÌṩLQFP128/100/80/64/48, WLCSP81, QFN48·â×°Ñ¡Ïî
²úÆ·Ñ¡ÔñÆ÷
13ÌõÁ˾Ö
|
Part No.
|
Core
|
Series
|
Package
WLCSP81
QFN48
LQFP80
LQFP64
LQFP48
LQFP128
LQFP100
|
Max Speed (MHz)
|
Flash (Bytes)
|
SRAM (Bytes)
|
I/O
up to 86
up to 67
up to 66
up to 52
up to 42
up to 38
up to 107
|
GPTM (32bit)
|
GPTM (16bit)
|
Advanced TM (16bit)
|
HRTM
|
Basic TM (64bit)
|
CPTM (16bit)
|
Basic TM (32bit)
|
Basic TM (16bit)
|
LPTM (32bit)
|
LPTM (16bit)
|
SysTick (64bit)
|
SysTick (24bit)
|
WDG
|
RTC
|
USART+UART
|
LPUART
|
I2C
|
QSPI
|
SPI
|
I2S
|
CAN 2.0B
|
USB 2.0
|
Ethernet
|
SDIO
|
EtherCAT Slave Controller
|
MFCOM
|
LIN
|
LCD-TFT
|
MIPI-DSI
|
Segment LCD
|
Camera
|
IPA
|
SAI
|
TMU
|
EXMC
|
CEC
|
14bit ADC Units (CHs)
|
12bit ADC Units (CHs)
4(42)
4(39)
4(38)
4(26)
4(21)
4(20)
|
12bit DAC Units
|
Comp
|
IEEE 802.11
|
Bluetooth
|
Dflash(Bytes)
|
SENT
|
Functional Safety
|
Security
|
Temperature Range(TA)
-40¡æ~125¡æ
-40¡æ~105¡æ
|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Cortex?-M33 | GD32G553 | LQFP128 | 216 | 512K | 128K | up to 107 | 2 | 5 | 3 | 1 | 2 | 0 | 0 | 2 | 0 | 1 | 0 | 1 | 2 | 1 | 3+2 | 0 | 4 | 1 | 3 | 0 | 3xFD | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 4(42) | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M33 | GD32G553 | LQFP128 | 170 | 512K | 128K | up to 107 | 2 | 5 | 3 | 1 | 2 | 0 | 0 | 2 | 0 | 1 | 0 | 1 | 2 | 1 | 3+2 | 0 | 4 | 1 | 3 | 0 | 3xFD | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 4(42) | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~125¡æ | |
| Cortex?-M33 | GD32G553 | LQFP100 | 216 | 512K | 128K | up to 86 | 2 | 5 | 3 | 1 | 2 | 0 | 0 | 2 | 0 | 1 | 0 | 1 | 2 | 1 | 3+2 | 0 | 4 | 1 | 3 | 0 | 3xFD | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 4(42) | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M33 | GD32G553 | LQFP100 | 170 | 512K | 128K | up to 86 | 2 | 5 | 3 | 1 | 2 | 0 | 0 | 2 | 0 | 1 | 0 | 1 | 2 | 1 | 3+2 | 0 | 4 | 1 | 3 | 0 | 3xFD | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 4(42) | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~125¡æ | |
| Cortex?-M33 | GD32G553 | WLCSP81 | 216 | 512K | 128K | up to 67 | 2 | 5 | 3 | 1 | 2 | 0 | 0 | 2 | 0 | 1 | 0 | 1 | 2 | 1 | 3+2 | 0 | 4 | 1 | 3 | 0 | 3xFD | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 4(39) | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M33 | GD32G553 | LQFP80 | 216 | 512K | 128K | up to 66 | 2 | 5 | 3 | 1 | 2 | 0 | 0 | 2 | 0 | 1 | 0 | 1 | 2 | 1 | 3+2 | 0 | 4 | 1 | 3 | 0 | 3xFD | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 4(38) | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M33 | GD32G553 | LQFP80 | 170 | 512K | 128K | up to 66 | 2 | 5 | 3 | 1 | 2 | 0 | 0 | 2 | 0 | 1 | 0 | 1 | 2 | 1 | 3+2 | 0 | 4 | 1 | 3 | 0 | 3xFD | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 4(38) | 8 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~125¡æ | |
| Cortex?-M33 | GD32G553 | LQFP64 | 216 | 512K | 128K | up to 52 | 2 | 5 | 3 | 1 | 2 | 0 | 0 | 2 | 0 | 1 | 0 | 1 | 2 | 1 | 3+2 | 0 | 4 | 1 | 3 | 0 | 3xFD | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 4(26) | 8 | 7 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M33 | GD32G553 | LQFP64 | 170 | 512K | 128K | up to 52 | 2 | 5 | 3 | 1 | 2 | 0 | 0 | 2 | 0 | 1 | 0 | 1 | 2 | 1 | 3+2 | 0 | 4 | 1 | 3 | 0 | 3xFD | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 4(26) | 8 | 7 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~125¡æ | |
| Cortex?-M33 | GD32G553 | LQFP48 | 216 | 512K | 128K | up to 38 | 2 | 5 | 3 | 1 | 2 | 0 | 0 | 2 | 0 | 1 | 0 | 1 | 2 | 1 | 3+2 | 0 | 4 | 1 | 3 | 0 | 3xFD | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 4(20) | 8 | 7 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M33 | GD32G553 | LQFP48 | 170 | 512K | 128K | up to 38 | 2 | 5 | 3 | 1 | 2 | 0 | 0 | 2 | 0 | 1 | 0 | 1 | 2 | 1 | 3+2 | 0 | 4 | 1 | 3 | 0 | 3xFD | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 4(20) | 8 | 7 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~125¡æ | |
| Cortex?-M33 | GD32G553 | QFN48 | 216 | 512K | 128K | up to 42 | 2 | 5 | 3 | 1 | 2 | 0 | 0 | 2 | 0 | 1 | 0 | 1 | 2 | 1 | 3+2 | 0 | 4 | 1 | 3 | 0 | 3xFD | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 4(21) | 8 | 7 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~105¡æ | |
| Cortex?-M33 | GD32G553 | QFN48 | 170 | 512K | 128K | up to 42 | 2 | 5 | 3 | 1 | 2 | 0 | 0 | 2 | 0 | 1 | 0 | 1 | 2 | 1 | 3+2 | 0 | 4 | 1 | 3 | 0 | 3xFD | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 4(21) | 8 | 7 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~125¡æ |
¼¼ÊõÎĵµ
ËÑË÷
-
Êý¾ÝÊֲᣨ1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2026-03-25
·¢Õ¹È«ÊýÎĵµ
-
-
Óû§Êֲᣨ1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2025-03-13
·¢Õ¹È«ÊýÎĵµ
-
-
¿±ÎóÊֲᣨ1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2026-03-06
·¢Õ¹È«ÊýÎĵµ
-
-
ÀûÓñʼǣ¨19£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN221 ºÏÓÃÓÚGD32 Arm Cortex-M´¦ÖÃÆ÷µÄ IAR ·ÖÉ¢¼ÓÔØ×¢Ã÷_Rev1.2
2026-04-01
-
2026-04-01
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN311 ºÏÓÃÓÚArm Cortex-M´¦ÖÃÆ÷µÄGD32 Embedded Builder·ÖÉ¢¼ÓÔØ×¢Ã÷_Rev1.0
2026-01-26
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN200 ºÏÓÃÓÚArm Cortex-M´¦ÖÃÆ÷µÄGD32 Embedded BuilderÁ´½Ó¾ç±¾Îļþ×¢Ã÷_Rev1.0
2026-01-26
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN164 Dhrystone Porting Guide Based on GD32 MCU_Rev1.0
2025-12-05
-
2025-12-05
-
2025-12-05
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN249 GD32G5x3_Flash read-while-write (RWW) Ö°ÄܽéÉÜ_Rev1.1
2025-01-21
-
2025-02-10
-
2024-11-12
-
2024-11-12
-
2024-11-12
-
2024-11-12
-
2024-11-12
-
2024-11-15
-
2025-01-21
-
2025-08-01
-
2025-08-01
-
2025-08-15
·¢Õ¹È«ÊýÎĵµ
-
-
¹Ì¼þ¿â£¨1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2026-02-11
·¢Õ¹È«ÊýÎĵµ
-
-
²å¼þ£¨1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2025-10-27
·¢Õ¹È«ÊýÎĵµ
-
-
¿ª·¢°å×ÊÁÏ£¨1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2025-12-05
·¢Õ¹È«ÊýÎĵµ
-
-
ÆäËûÈí¼þ£¨7£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2026-05-08
-
2026-04-27
-
2026-04-25
-
2026-01-29
-
2026-04-25
-
2026-01-29
-
2025-12-19
·¢Õ¹È«ÊýÎĵµ
-